IP Logic Design Engineer
Let JobsEye apply for you Apply on the company site
We fill Altera's own form for you, and Altera emails you to confirm. Your first 5 applications are on us.
Job Details: Job Description: About the role Altera is looking for a hands-on Senior RTL Design Engineer to lead FPGA design and platform enablement for Altera development kits. This role spans architecture, Verilog/SystemVerilog implementation, Quartus flows and timing closure, board bring-up, interface validation, and system-level debug. The ideal candidate can move comfortably from a system requirement or board schematic to a robust RTL implementation, then bring the...
- Python
- Linux